Regviz

NXP Semiconductors /LPC13xx /SYSCON /USBCLKSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USBCLKSEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC13xx/SYSCON/USBCLKSEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (USB_PLL_OUT)SEL0RESERVED

SEL=USB_PLL_OUT

Description

USB clock source select

Fields

SEL

USB clock source

0 (USB_PLL_OUT): USB PLL out

1 (MAIN_CLOCK): Main clock

2 (RESERVED): Reserved

3 (RESERVED): Reserved
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data